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Wafer level adhesive bonding has been applied for the fabrication of micro systems which have heterogeneous
components on LSI. Films or MEMS devices formed on a carrier wafer are transferred on a LSI wafer, which makes
versatile heterogeneous integration possible. Film transfer processes and device transfer processes have been
developed and applied to mirror array, resonator, piezoelectric switch, IR imager, tactile sensor, electron source and
so on. Selective bonding to transfer devices on one carrier wafer to multiple LSI wafers has been developed.
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Integrated MEMS (micro electro mechanical systems)
as capacitive sensors and arrayed display have been
produced successfully. MEMS as switches and filters
fabricated on CMOS LSI are needed for future multi-
band wireless systems, in which good mechanical
properties or piezoelectric materials are required for
the MEMS and state of the art for the LSI. Such het-
erogeneous integration can be performed by transfer-
ring MEMS devices or a film fabricated on a carrier
wafer to a LSI wafer by adhesive bonding as shown in
Figure 1. The LSI wafer is not damaged during the
MEMS fabrication because the MEMS and the film are
fabricated on a separated carrier wafer and the adhesive
bonding can be carried out at low temperature. MEMS on
LSI is encapsulated by WLP (wafer level packaging) [1]
and finally diced to each chips.
The wafer level transfer process can be low cost
comparing chip level processes, however for different
chip size of MEMS from that of LSI selective transfer
process described in V is needed for cost-effective
manufacturing.
The wafer level integration by the adhesive bonding
was used in the past. Figure 2 is an example of this tech-
nology presented in 1984 [2]. Stacked CMOS LSI was
fabricated by bonding a PMOS wafer to a NMOS wafer
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oped [3]. The adhesive wafer bonding can be applied
not only to the wafer level heterogeneous integration
but also other purposes as three-dimensional IC,
wafer-level packaging or microfluidics [4]. The wafer
level transfer using the adhesive bonding has been
studied in KTH in Sweden [5]. The heterogeneous in-
tegration processes are shown in Figure 3. These can
be categorized to film transfer process (Figure 3(a) and
II), (b) device transfer process (via-last) (Figure 3(b)
and III) and (c) device transfer process (via-first) (Fig-
ure 3(c) and IV). The details and applications of these
processes will be described below in II, III and IV.
These heterogeneous integration processes can be ap-
plied not only to integrated MEMS but also to other
devices as integrated optical devices by bonding a
compound semiconductor wafer for laser or LED to a
CMOS LSI wafer.Film transfer process
The process can be used to transfer a film from the car-
rier wafer to the LSI wafer as shown in Figure 3 (a).
After the adhesive bonding, the carrier wafer is removed
and the remained film is used to fabricate MEMS de-
vices on the LSI wafer. The MEMS fabrication process
on the LSI wafer has to be compatible with the inte-
grated circuit.his is an Open Access article distributed under the terms of the Creative
mmons.org/licenses/by/2.0), which permits unrestricted use, distribution, and
inal work is properly cited.
Figure 1 Concept of MEMS on LSI by adhesive bonding and wafer level packaging.
Figure 2 Stacked CMOS LSI by bonding with polyimide [2].
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A high resolution SLM (spatial-light-modulator) chip with
1 million tilting micromirrors made of monocrystalline
Si was developed [6]. The fabrication process and the
photograph are shown in Figure 4. The mirror exhibits low
surface roughness and drift free operation comparing metal
mirror because of the creep-free mechanical properties of
the monocrystalline Si.
B. CMOS-FBAR voltage controlled oscillator
A wide-tuning CMOS-FBAR (film bulk acoustic reson-
ator) based VCO (voltage controlled oscillator) for 2.45
GHz has been developed on 0.18 μm CMOS LSI [7].
The fabrication process, the circuit and the photograph
are shown in Figure 5. Thin Si layer is formed on the
CMOS wafer by adhesive bonding of a flipped SOI by
BCB (benzocycrobutene) and removal of handle Si layer.
A Ru and an AlN is sputter deposited and patterned re-
spectively. Top Al electrode is fabricated by lift-off. Sac-
rificial etching is performed to remove the Si and the
BCB underneath the FBAR to make an air gap. The cir-
cuit is a Pierce oscillator in which electrical frequency
tuning can be done by connecting capacitors digitally.Device transfer process (via last)
The device transfer processes have advantages that the
MEMS can be fabricated independently from the LSI
wafer. This enables wide range and optimized MEMS
structures on LSI. In the via-last process the electrical
interconnections from the MEMS to the LSI are made
by metal vias after the transfer as shown in Figure 3 (b).
C. PZT MEMS switch
PZT (lead zirconate titanate) actuated MEMS switches
were fabricated on a LSI wafer as shown in Figure 6 [8].
Figure 3 Heterogeneous integration processes; (a) Film transfer process, (b) Device transfer process (via-last), (c) Device transfer
process (via-first).
Figure 4 Monocrystalline-Si mirror array on CMOS wafer [6].
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Figure 5 CMOS-FBAR voltage controlled oscillator.
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ing voltage and occupies smaller area than electro-
static MEMS switches. For the MEMS switch, the
PZT was deposited on a Si wafer by a sol–gel
method. In order to prevent a bending symmetrical
structure made of two stacked PZT layers is formed
and then patterned into device structures. They are
transferred to the LSI wafer using the adhesive
bonding. After connecting the MEMS and the LSI
using electroplated vias, the polymer was removed
by O2 plasma to release the MEMS switches. The
PZT cantilever bended downward by 6 μm by apply-
ing 10V to the lower PZT layer. The piezoelectric
MEMS also enable wide range variable MEMS ca-
pacitors owing to their no pull-in phenomena com-
paring to the electrostatic MEMS.
D. Infrared Imager
Array of free-hanging poly Si bolometer was developed
for CMOS-based uncooled infrared imager [9]. The
fabrication process and the photograph are shown inFigure 7. The via last device transfer was applied for
this process.
E. Tactile sensor network
Distributed tactile sensors (tactile sensor network) are
needed on the skin of robots to ensure their safety.
These enable practically applicable nursing care robots
and so on. A tactile sensor network which acquires sens-
ing data from each tactile sensor element by autono-
mous data transmission (event driven) is shown in
Figure 8 [10]. The tactile sensor chips are connected to
a flexible cable having common 4 wires for power,
ground and signal lines as shown in the photograph.
Capacitive tactile force sensors were formed on a com-
munication LSI by adhesive bonding using the BCB. The
function of the communication LSI for the event driven
data transmission was confirmed.
Device transfer process (via-FIRST)
The via-first device transfer process from the carrier
wafer to the LSI wafer uses metal bumps for the
(a) Structure and photograph
(b) Fabrication process
Figure 6 PZT MEMS switch on LSI; (a) Structure and
photograph, (b) Fabrication process.
Figure 7 Infrared imager [9].
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MEMS devices as shown in Figure 3(c). The metal to
metal bump bonding methods as metal compression
bonding and solder bonding can be used. There are
some variations of the solder bonding as eutectic bond-
ing or TLP (transient liquid phase) bonding which is
called SLID (solid-liquid Inter-diffusion bonding) as well.
The via-first process does not need electrical intercon-
nection after the device transfer.
Adhesives are not mandatory for the via-first de-
vice transfer process but are used for temporary
bonding of the devices on the carrier wafer or for an
underfill (mechanical support). The via-first device
transfer process without adhesive bonding has been
applied for manufacturing of combined three-axisaccelerometers and three-axis gyroscope at large vol-
ume for consumer product [11]. The MEMS wafer is
used as a package and the process (Nasiri fabrica-
tion) uses Al/Ge eutectic bonding at 450°C for elec-
trical interconnection and the package sealing
simultaneously.
F. AFM based data storage (Millipede)
Fabrication process for arrays of AFM (atomic force
microscope) probe on CMOS LSI is shown in Figure 9
[12]. This was developed for a multi probe data stor-
age called Millipede. The AFM probes fabricated on a
SOI wafer is transferred by polyimide bonding to a
glass wafer which has PTFE (Tellon) film on it and
removal of the handle Si layer. Thereafter Cu-Ni-Ti
and adhesive polyimide are patterned on the backside
(1. MEMS process in Figure 9). Sn-Cu bumps are
formed on a CMOS wafer (2. CMOS bump process
in Figure 9). The MEMS wafer is bonded to the
CMOS wafer (3. wafer-level heterogeneous integration
process in Figure 9). The Sn melt at the bonding
temperature (380°C) and diffuse into the Cu. This
makes intermetallic compound of which remelting
temperature is higher than 500°C and hence the de-
vices stand post transfer soldering. This metal bond-
ing is called TLP or SLID. Debonding of the glass
wafer is done by laser ablation through the glass
wafer and finally the polyimide used for the device
transfer is etched out using O2 plasma.
(a) Sensors on a flexible circuit, signal waveform and structure
(b) Fabrication process
Figure 8 Tactile sensor network; (a) Sensors on a flexible circuit, signal waveform and structure, (b) Fabrication process.
Esashi and Tanaka Micro and Nano Systems Letters 2013, 1:3 Page 6 of 10
http://www.mnsl-journal.com/content/1/1/3G. Active matric electron emitter for massive parallel
electron beam exposure systems
A prototype electron emitter array integrated with an
active-matrix driving LSI has been developed for high-speed massively parallel direct write EB (electron
beam) exposure system [13]. A nc-Si (nanocrystalline
silicon) emitter used is shown in Figure 10 (a). The
nc-Si emitter consists of cascaded tunnel junction
Figure 9 Probe array for AFM based data storage [4,12].
Esashi and Tanaka Micro and Nano Systems Letters 2013, 1:3 Page 7 of 10
http://www.mnsl-journal.com/content/1/1/3and hence the electron emission is controlled at low
voltage (10V). A chromatic aberration is small be-
cause of a small energy dispersion of the emitted
electron. The structure of the active matrix emitter is
shown in Figure 10 (b) [14]. The nc-Si emitter is
concave shaped in order to condense the electron
and to collimate the electron beam using an extrac-
tion electrode, which is called Pierce gun. The wafer
of the nc-Si emitter is bonded to a driver LSI wafer
with gold bumps. 100×100 cells of the driver circuit
are formed on a glass by adhesive bonding. The cells
can be electrically isolated in order to apply a bias
voltage to the cells for electronic aberration compen-
sation. Photographs of the emitter-side and the
bump-side of the nc-Si emitter wafer are shown in
Figure 10 (c). Resist patterning by the emitted elec-
tron was successfully confirmed in preliminary
experiment.Selective transfer technologies
Wafer level selective transfer from one carrier wafer to
multiple target wafers are needed for cost-effective inte-
gration of different chip sizes [15]. One example of the
technology is shown in Figure 11 [16]. MEMS devices
on a glass carrier wafer are bonded to the target LSI
wafer (Figure 11 (2)) and MEMS devices to be trans-
ferred are debonded by laser through the glass carrier
wafer (Figure 11 (3)). MEMS devices remained on the
glass carrier wafer can be transferred to another target
wafers (Figure 11 (4)).
The selective transfer technology was applied to the
SAW (surface acoustic wave) resonator on LSI as
shown in Figure 12 [17]. SAW resonators are fabricated
on a LiNbO3 wafer and the wafer is bonded to a
glass carrier wafer using an adhesive and diced to
make grooves (1. LiNbO3 SAW chip fabrication in
Figure 12). The target LSI wafer is fabricated as
follows. Metal (Au-Cr) pattern is made and sticky
silicone bumps are also patterned on the wafer.
Thereafter metal (Au-Cr) pattern is made on it (2.
target silicon wafer fabrication in Figure 12). The
flipped carrier wafer is bonded to the target wafer
using the sticky silicone bumps. After debonding
of the glass carrier wafer by laser the bump bonding
is reinforced using an underfill polymer (3. integra-
tion/transfer in Figure 12). The photograph of the
SAW resonators transferred on a LSI wafer is
shown in Figure 12.Conclusions
The heterogeneous integration on LSI using the wafer
level transfer with adhesives is reviewed. This technol-
ogy enables low cost production of value added de-
vices. PZT which requires higher temperature than
600°C for depositing a thin film can be applied on
LSI using this technology. Selective transfer from
one wafer to multiple LSI wafers are described to
cost effective production of different size MEMS
chip from LSI chip. There are related items to this
technology as adhesives, alignment for the bonding
and debonding. The adhesives can be applied by
coating, stamping and film laminating. The adhesive
layers can be patterned or unpatterned and can
stand relatively high temperature (400°C) as poly-
imide if needed. Transparent glass or self-alignment
is required depending on the processes. There are
various debonding methods to remove the carrier
wafer as polymer etching, sacrificial layer etching
and etching or mechanical grinding of the carrier
wafer. In order to remove the polymer used for the
wafer bonding polymer etching by ozone in acetic
acid was developed [18].
(a) Principle and current of nc-Si emitter
(b) Structure
(c) Photograph of the nc-Si emitter (Pierce gun) array
Figure 10 Active matrix nc-Si electron emitter; (a) Principle and current of nc-Si emitter, (b) Structure, (c) Photograph of the nc-Si
emitter (Pierce gun) array.
Esashi and Tanaka Micro and Nano Systems Letters 2013, 1:3 Page 8 of 10
http://www.mnsl-journal.com/content/1/1/3
Figure 11 Principle of wafer level selective transfer.
Figure 12 Fabrication process and photograph of SAW resonators transferred to a LSI wafer.
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